2021-03-24 00:27:17 +00:00
|
|
|
// Copyright 2021 yuzu Emulator Project
|
|
|
|
// Licensed under GPLv2 or any later version
|
|
|
|
// Refer to the license.txt file included.
|
|
|
|
|
|
|
|
#include <optional>
|
|
|
|
|
|
|
|
#include "common/bit_field.h"
|
|
|
|
#include "common/common_types.h"
|
|
|
|
#include "shader_recompiler/frontend/maxwell/translate/impl/impl.h"
|
|
|
|
|
|
|
|
namespace Shader::Maxwell {
|
|
|
|
namespace {
|
|
|
|
enum class VoteOp : u64 {
|
|
|
|
ALL,
|
|
|
|
ANY,
|
|
|
|
EQ,
|
|
|
|
};
|
|
|
|
|
|
|
|
[[nodiscard]] IR::U1 VoteOperation(IR::IREmitter& ir, const IR::U1& pred, VoteOp vote_op) {
|
|
|
|
switch (vote_op) {
|
|
|
|
case VoteOp::ALL:
|
|
|
|
return ir.VoteAll(pred);
|
|
|
|
case VoteOp::ANY:
|
|
|
|
return ir.VoteAny(pred);
|
|
|
|
case VoteOp::EQ:
|
|
|
|
return ir.VoteEqual(pred);
|
|
|
|
default:
|
|
|
|
throw NotImplementedException("Invalid VOTE op {}", vote_op);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void Vote(TranslatorVisitor& v, u64 insn) {
|
|
|
|
union {
|
|
|
|
u64 insn;
|
|
|
|
BitField<0, 8, IR::Reg> dest_reg;
|
|
|
|
BitField<39, 3, IR::Pred> pred_a;
|
|
|
|
BitField<42, 1, u64> neg_pred_a;
|
|
|
|
BitField<45, 3, IR::Pred> pred_b;
|
|
|
|
BitField<48, 2, VoteOp> vote_op;
|
|
|
|
} const vote{insn};
|
|
|
|
|
|
|
|
const IR::U1 vote_pred{v.ir.GetPred(vote.pred_a, vote.neg_pred_a != 0)};
|
|
|
|
v.ir.SetPred(vote.pred_b, VoteOperation(v.ir, vote_pred, vote.vote_op));
|
|
|
|
v.X(vote.dest_reg, v.ir.SubgroupBallot(vote_pred));
|
|
|
|
}
|
|
|
|
} // Anonymous namespace
|
|
|
|
|
|
|
|
void TranslatorVisitor::VOTE(u64 insn) {
|
|
|
|
Vote(*this, insn);
|
|
|
|
}
|
|
|
|
|
2021-04-01 05:52:36 +00:00
|
|
|
void TranslatorVisitor::VOTE_vtg(u64) {
|
2021-04-01 20:20:57 +00:00
|
|
|
// LOG_WARNING("VOTE.VTG: Stubbed!");
|
|
|
|
auto imm = ir.Imm1(false);
|
|
|
|
ir.SetFCSMFlag(imm);
|
|
|
|
ir.SetTRFlag(imm);
|
2021-04-01 05:52:36 +00:00
|
|
|
}
|
|
|
|
|
2021-03-24 00:27:17 +00:00
|
|
|
} // namespace Shader::Maxwell
|