OpenPunk/citra
1
0
Fork 0
mirror of https://github.com/citra-emu/citra.git synced 2024-11-28 22:20:05 +00:00
Code Issues Projects Releases Wiki Activity

Dyncom: Correct STREXD behaviour when CPSR.E == 1

Browse Source
This commit is contained in:
MerryMage 2016-08-09 21:16:14 +01:00
parent 3c3a6cb2af
commit f933328f3d
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
src/core/arm/dyncom/arm_dyncom_interpreter.cpp
View File

@ -1884,8 +1884,13 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
cpu->SetExclusiveMemoryAddress(read_addr);
RD = cpu->ReadMemory32(read_addr);
RD2 = cpu->ReadMemory32(read_addr + 4);
if (cpu->InBigEndianMode()) {
RD = cpu->ReadMemory32(read_addr + 4);
RD2 = cpu->ReadMemory32(read_addr);
} else {
RD = cpu->ReadMemory32(read_addr);
RD2 = cpu->ReadMemory32(read_addr + 4);
}
}
cpu->Reg[15] += cpu->GetInstructionSize();
INC_PC(sizeof(generic_arm_inst));