mirror of
https://github.com/citra-emu/citra.git
synced 2024-11-24 17:01:06 +00:00
HWRenderer/TextureCache: Flush the texture cache when bit 16 of register 0x80 is set to 1.
This commit is contained in:
parent
644d1e7ca3
commit
046daac427
@ -235,6 +235,7 @@ struct Regs {
|
|||||||
BitField< 0, 1, u32> texture0_enable;
|
BitField< 0, 1, u32> texture0_enable;
|
||||||
BitField< 1, 1, u32> texture1_enable;
|
BitField< 1, 1, u32> texture1_enable;
|
||||||
BitField< 2, 1, u32> texture2_enable;
|
BitField< 2, 1, u32> texture2_enable;
|
||||||
|
BitField<16, 1, u32> clear_texture_cache;
|
||||||
};
|
};
|
||||||
TextureConfig texture0;
|
TextureConfig texture0;
|
||||||
INSERT_PADDING_WORDS(0x8);
|
INSERT_PADDING_WORDS(0x8);
|
||||||
|
@ -281,6 +281,12 @@ void RasterizerOpenGL::NotifyPicaRegisterChanged(u32 id) {
|
|||||||
case PICA_REG_INDEX(tev_combiner_buffer_color):
|
case PICA_REG_INDEX(tev_combiner_buffer_color):
|
||||||
SyncCombinerColor();
|
SyncCombinerColor();
|
||||||
break;
|
break;
|
||||||
|
|
||||||
|
case PICA_REG_INDEX(clear_texture_cache):
|
||||||
|
// Clear the texture cache when this bit is 1
|
||||||
|
if (regs.clear_texture_cache)
|
||||||
|
res_cache.FullFlush();
|
||||||
|
break;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user